

Adaptive libraries for multicore architectures with explicitly-managed memory hierarchies

Konstantin Nedovodeev

Research Engineer at the Institute for High-Performance Computer and Network Technologies

Key architectural features

- Embedded MPSoC's with an explicitly-managed memory hierarhy (EMMA) posess:
- three different types of cores, namely:
 - control core(s);
 - "number-crunching" cores;
 - transfer engines (TE).



- each computational core has its "private" small sized local store (LS);
- there is a **big main storage** (RAM);
- all inter-memory transfers ought to be managed by TEs (hence "explicitly-managed memory" term).

Examples of such MPSoCs:

TI OMAP, TI DaVinci, IBM Cell, Atmel Diopsis, Broadcom mediaDSP, Elvees "Multicore" (Russia)

Programming issues

- workload distribution among computational cores;
- information transfers distribution among different channels:
- trying to reuse data in the local store (locality-awareness);
- trying to use LS <-> LS (bypassing) as much as possible;
- using multi-buffering to hide memory latency;
- local memory allocation without fragmentation;
- managing synchronization of parallel processes;
- avoiding WaW, WaR dependencies by allocating temporary store in common memory (results renaming).

Tiled algorithms

We concentrate on a **high-performance tiled algorithm** construction.

Such algorithms are used in the **BLAS** library, which the **LAPACK** library is based on.

An example of a task for tiled algorithm construction is the matrix-vector product y' = α A x + β y (BLAS):



The tile is a rectangular dense submatrix.

where $A \in R^{NxN}$, $x, y \in R^{N}$, α , $\beta \in R$, NB – blocking factor, N' = ceil(N / NB).

Program as a coarse-grained dataflow graph

Each program could be represented as a macro-flow graph.



Bigger nodes represent microkernel calls performed by the computational cores, while smaller ones represent tile transfers between the main storage and LS.

Existing toolchains



Existing toolchains (Cilk, StarS) make scheduling decisions at runtime. The runtime manages tasks (tile processing), distribute the workload, try to do its best in memory reuse, etc.

While being flexible, it **lacks unification** for EMMA platforms and **leads to a significant penalty** for small to medium-sized problems.

Proposed toolchain



Our approach **moves "decision-making" to compile-time**, reducing the overhead level. It becomes possible, because, the computational process does not depend on particular data values.

External graph-generating scripts and processor model description make the library both **portable and extensible**.

How does it feel?

User:

1. Wants to generate a parallel program.

Runs single command, e.g.: sampl_make_src.bat strsv 70 35 mc0226 2 and gets the source files.

emeriating adstratt mag imme elapsed 0 seconds, llocating resources eading the macro-flow eading gome command 11 llocating memory for v ata buffer 1 size: 512 ata buffer 1 size: 282 emory allocation result	rro-riow grapn 15625000 nsec. graph xml-file odel xml-file arious buffers 1/gn: 4 12 align: 4 2 align: 4 t is printed below:			
ocal mem. # umber of buffers are:	hypervisor code 1	granule code 2	activation record 2	activation record point 2
ulticast-buffers are u	ised: true			
ize of buffers are:	100	460	48	
uffer size to memory s ocal mem. # erforming space mappin	<pre>tize ratio, %: hypervisor code 0.000000-e000 6.105006e-001 0.000000-e000 0.000000-e000 6.105006e-001 0.000000-e000 0.000000-e000 0.000000-e000 0.000000-e000</pre>	granule code 0.00000e+000 2.00303+000 0.00000e+000 2.00303+000 0.00000e+000 0.00000e+000 0.00000e+000 0.00000e+000 0.00000e+000 0.00000e+000	activation record 0.000000+000 7.134066-002 0.000000+000 7.34066-002 0.000000+000 7.324666-002 0.000000+000 0.000000+000	activation record point 0.000000+000 0.000000+000 0.000000+000 0.000000+000 0.000000+000 0.000000+000 0.000000+000 0.000000+000
errorming space mappin llocating memory for g estructuring the macre erforming inter-tick t erforming intra-tick t llocating memory for c o temporary offload ac inding out how tempora ocal transfers: 0.000 react transfers: 0.000 ransfers through the t	ng tor computational wor -flow graph rransfers mapping rransfers space and time lata blocks tor was found. my results are transfer 000+000% 0000+000%	red vred		

Support engineer:

1. Wants to port the library.

Writes a new version of the runtime-library (200-300 LOC).

2. Wants to add a new program.

Writes the Ruby script (400-500 boilerplate LOC) (DSL?).

Writes microkernels for computational cores (~100 ASM LOC per mk).

How fast is it?



Scales almost linearly up to 16 cores of a synthetic multicore processor (Matrix size = $N \cdot NB$).

SGEMM – matrix multiplication, STRSM – triangular solve with multiple right-hand sides. 9

How fast is it (continued)?



The heatmap of an STRSM program schedule (cc = 8).



< 20% of the time the control core makes TE tasks (overlaps with computations), < 2% it spends for synchronization. Computational cores work almost all the time!