



### 16th FRUCT Conference

Technology and Design Tools for Portable Software Development for Embedded Systems

Boris Sedov, Alexey Syschikov, Vera Ivanova {boris.sedov, alexey.syschikov, vera.ivanova}@guap.ru

### Why do we need such technology?

1. "Two-in-one" developer is required:

skilled domain experts + skilled programmer

- 2. Contradictive requirements to hardware platforms
- 3. The development of an algorithm and program should be started before the selection of a specific platform configuration
- 4. Hardware platforms become out-of-date rapidly, but computation tasks that are executed on them changes rarely





## The life cycle of programs for embedded systems





### Visual Development Environment (VIPE)



## Visual Programming Language (VPL)



- clear view of development process
- traceability of the dependency graph
- calculations management structure
- natural parallelism
- potential pipelining



### Asynchronous Growing Processes (AGP) formal computational model Program scheme oriented graph AGP defines: $V_p1$ language syntax semantic of language objects $V_d 2$ $V_d$ 1 W control units V<sub>d</sub>3 $V_p 2$ V<sub>p</sub>3 AGP provides: RE formal verification debugging $V_p4$ portability $V_p$ – operator vertex, $V_d$ – data-object vertex, W/R/RE - arcs (links) marking

# Visual Programming Language (VPL)



- Easy program development
- Easy changes in program structure
- No direct programmer influence on a program scheme
- Local appearance of code errors
- Possibility of auto-documenting of the program scheme
- Effective program maintenance during the whole lifecycle
- Decreasing of errors possibility without sacrificing program obviousness
- Flexibility and ease-of-change on any design stage



### Visual Programming Language (VPL)

File Main Windows Library Misc												
		Clear ports	Default options Workspace	C Show ports Flip ports								
Save Open Paste PNG XIR Q	SLink Add Validate Exe Code	Run/Continue	Type int Typ	Properties BHOVIZONTA								
Clinboard Export	Virtuals Node Debug	Refine	Project	View								
Library	Main			<b>₹</b> ×								
E X												
Write (x) Read F												
Write F complex												
if switch												
for while												
queue array				=								
constant 📕 i												
virtual in 📃 virtual out												
commentary +												
Library Constants												
Properties • @ ×												
the search												
	↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓			× *								
Status bar: place1	682,529	Place 3	Place 4	à								



## Domain specific programming

∰r sur		otron v2															
	Main	Windows Lib	rary Misc														
Save	Open	Paste Cut	PNG XIR	Body Sunk Unlink Add Virtuals	Validate	Exe Code	Run/Continue	□ Clear ports □• Redraw links	Default options	Workspace ■ More space ■ Less space	Properties	Show ports Show info	Flip ports DBHorizontal	🖞 To back	Prev Next	Level up	1:1 Real Le size
1.11		Clipboard	Export	Node										⇒ × Pro	Navigati perties		Zo{ ▼
Library 🗸 🗸 🗙													A No	deController			
				E X											2↓ Search		
🔿 powerLib 🔹														×	Additional	De	tect
	Fracti	onal Pov	Power											- 4	Main	ke	ypoints
	Int po	ower	Log 2		DSL libraries provide convenience of design												
	max(l	byte)	max(do	uble)		DSL instances provide convenience of design											
<b>v</b> 1	within an application domain																
•।	owleve	l_bitwise															
👻 c	opencvl	Ref															
opencv			•	Eas	sy re	e-use	e of d	evelo	pn	nent	res	sults	5				
	cvSm	ooth	cvLoadI	(mage			,				•						
	cvBW	Filter	cvShow	Image													
	cvRel	easeAllV	cvWait														
	cvRel	easeWin	cvLoad	Cascac			v		×					Proj	ect Tree piect tree		<b>→</b> † ×
	cvDra	wRect	cvSave	Image	Spl		Detect		Calcul	ate				- 4	Main Get good m	atches	
	cvGet	:ImageR	cvLoadI	(mage =			keypoints	- Spi	descrip	otors							
	cvLoa	dImage	cvBlurM	latlib										_			
	cvSho	wMatlib	cvCann	yDetct										_			
	cvToC	Colorlib	cvCreat	eMatli													
	cvGet	MatProp		*		1								Pro	oject Tree Help	≥r	
Status I	bar: place1						435, Place 3					Place 4				11/1	9

27-31 October 2014 16th FRUCT Conference

SURI)



Validation

Virtual 102 has 0 links

Link 3651

Link 3652

DQ.

[X]

[10]

12/19







# **Platform simulator**

### Allows estimate:

- requirements to embedded system cores performance
- requirements to embedded system cores memory
- computation cores

   occupation for the different
   allocation variants and
   occupation balance
- amount and intensity of data exchange
- effectiveness of hardware loading
- bottlenecks of hardware platform, program and tasks allocation





<sup>27-31</sup> October 2014 16th FRUCT Conference



- Supporting of a whole embedded software lifecycle
- The formal model based development ensures the equal execution of a debugged program in any runtime environment
- An algorithm is created and debugged once Parallel threads
- Scheme optimization for platform granularity
- Supporting of heterogeneous embedded systems (hardware blocks, accelerators, DSP)

