

Self-adapting software for meeting the multicore programming challenge

> Konstantin Nedovodeev, research assistant, SUAI, HPCaNTI

Architecture

Multicore processors (MPSoCs) in question comprise the following components:

- Control core;
- Computational cores;
- DMA-cores.

explicitly-managed memory (EMM) architecture; small local (scratchpad) memories; heterogeneous cores (cntrl + comp. + DMAs); big common (off-chip) memory;

Representatives: OMAP, DaVinci TI, Cell IBM+Toshiba+Sony, Diopsis Atmel, "Multicore" Elvees (Russia)

Class of problems to be solved

- 1. Sequence of algorithm steps does not depend on values of particular data elements;
- 2. Manipulating matrices, vectors and scalars in mathematical sense;
- 3. Problem could be formulated in terms of block(tile) processing steps.

Matrix-vector product is an example (BLAS): y = α A x + β y (*matrix form*), A \in R^{NxN}, x,y \in R^N, α , $\beta \in$ R

 $\begin{array}{l} (\mathsf{y}_{i} = \alpha \ \mathsf{A}_{i,0} \ \mathsf{x}_{0} + \beta \ \mathsf{y}_{i} \\ (\mathsf{y}_{i} = \alpha \ \mathsf{A}_{i,j} \ \mathsf{x}_{j} + \mathsf{y}_{i} \ \forall \ 1 \leq j \leq \mathsf{N}') \\ \forall \ 0 \leq i \leq \mathsf{N}') \ (block \ form), \\ \mathsf{N}' = \operatorname{ceil}(\mathsf{N} \ / \ \mathsf{NB}), \ \mathsf{NB} - \operatorname{blocking} \ factor \end{array}$

Issues addressed by an approach

- 1. workload distribution among computational cores;
- 2. information transfers distribution among different channels:
- 3. trying to reuse data in the local store (locality-awareness);
- 4. trying to use LS <-> LS (bypassing) as much as possible;
- 5. using multi-buffering to hide memory latency;
- 6. local memory allocation without fragmentation;
- 7. managing synchronization of parallel processes;
- 8. avoiding WaW, WaR dependencies by allocating temporary store in common memory (results renaming).

An approach

1. Using graph representation ("folded" graph) of mass problem; mirrors the informational structure of a problem;

2. Offline construction of representation of particular problem (abstract macro-flow graph (AMFG));

corresponds to particular blocking choice;

3. Using hypergraph representation of an HMP;

representation comprises:

- communication subsystem characteristics;
- memory subsystem characteristics;
- characteristics of different cores;

 Resource allocation using particular hypergraph and AMFG; computation mapping + computation scheduling + transfers mapping + transfers scheduling + memory allocation;

An approach (continued)

5. Automatic source code generation;

source codes are written in C language;

6. Run-time library support as an abstraction layer;

Abstraction Layer (AL) is responsible:

- 1. managing computational cores operation;
- 2. managing DMA transfers;
- 3. managing synchronization;
- 7. Using hand-crafted subprograms (computational granules) for computational cores;

highly optimized codes fit entirely into the local store.

Source code snippet (Clanguage)

```
#define HMP MODEL NAME
#include "include\SIL.h"
#include ...
#ifndef DMA NUM #define DMA NUM M #endif
#ifndef DSP NUM #define DSP NUM N #endif
/* SAMPL-program implementation */
retType samplProgramName(..., par N type parN) {
/* Creating fragments of the DMA-queues tick 0 */
 DSP 0 INIT (...);
  DMA 0 INIT RUN(...);
/* Creating fragments of the DMA-queues tick 1 */
  SAMPL BARRIER (DMA NUM);
 DSP 0 RUN();
  DMA 0 RUN();
/* Creating fragments of the DMA-queues tick 2 */
  SAMPL BARRIER(DMA NUM + DSP NUM);
  . . .
  return retVal;
}// end sampl program name()
#undef DMA NUM
#undef DSP NUM
#undef HMP MODEL NAME
```

Flowchart of program execution



Self-Adapting Matrix Processing Library (SAMPL)



Adaptation in **SAMPL** (Self-Adapting Matrix Processing Library) is a multi-stage process. Parallel application program is synthesized through the usage of formal representation of computation, namely macro-flow graph which is generated automatically.

Abstract macro-flow graph depends solely on data partitioning but not on a specific multicore processor characteristics.

While performing scheduling and allocation a specific macro-flow graph is constructed which is related to a particular multicore processor chosen.

After the **schedule** is constructed it contains all the information needed (computational tasks distribution across the computational cores, data exchanging distribution among DMA-cores and information exchange channels, etc.) to **synthesize an application program** to perform parallel data processing on a specific multicore-based system.